FORM FTO 1449 (modified)  U.S. DEPARTMENT OF COMMERCE			ATTY DOCKET NO. NL031031US1 APPLICANT			APPLICATION NO. 10/570,290	
PATENT	AND TRADEMARK OFFICE						
I IOT OF	DETERMINATION CHEED BY A BRU ICLA	a mercen	Adrianus Joseph	aus Bink, et			
LIST OF REFERENCES CITED BY APPLICANT(S) (Use several sheets if necessary)			FILING DATE February 28, 2008		GROUP 2185	2185	
		U.S. F	PATENT DOCUMENTS				
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE	
	5,666,482	9/9/1997	McClure				
	5,958,068	9/28/1999	Arimilli, et al.				
	2001/0039601	11/8/2001	Leung et al.				
	6,393,504	5/21/2002	Leung et al.				
	6,467,048	10/15/2002	Olarig et al.				
		FOREIG	IN PATENT DOCUMENTS				
	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION YES/NO/ OR ABSTRACT	
		l. "A Design and	cluding Author, Title, Date, Pertid Yield Evaluation 7- -27 (4/1992)		for Wafer-Scale	e Memory",	
		rocessor System	figuration Experimon", Proc. of Int. Con				
	Lu, et al. "Fault-T Trans. on Comput		ved Memory System 9 (9/1997)	ns With Tw	vo-Level Redun	dancy", IEEE	
	Shirvani, et al. "PA 17th IEEE VLSI T		A New Fault-Tolera (1999)	nce Techni	que for Cache N	Aemories", Proc.	
			l Design Tool for Bun, and Test in Euro			tic Rams", Proc.	
	Low, "An Efficien on Computers, vol		on Algorithm for De 553-59 (6/2000)	gradable V	LSI/WSI Arra	ys", IEEE Trans.	
	Baik, et al. "Re-ev Madison ECE Dep		omparison of Fault Troject (2002)	Folerant Ca	ache Schemes",	Univ. of Wiscons	
	International Preli (March 6, 2006)	iminary Report	on Patentability for	Int'l. Pate	ent Appln. No. F	PCT/IB2004/5146:	

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.